SHEET 1 OF 1

	9/3/02	•
7	2/0/2	

INFORMATION DISCLOSURE CITATION PTO-1449			26615 paieni iraienalecopice		ATTORNEY'S DKT NO. H1505 APPUCANT(S) Bin YU et al. FILING DATE September 3, 2003		APPLICATION No. Unassigned  GROUP Unassigned				
U.S. PATENT DOCUMENTS											
EXAMINER'S INITIALS	PATENT NO. DATE		NAME		CLASS	SUBCLASS	FILING DATE				
		<u></u>						<u> </u>			
				_							
								/			
	<del></del>	FO	REIGN PATENT	DOC	CUMENTS	<del></del>	_				
EXAMINER'S INITIALS	PATENT NO.	DATE	CO	DUNT	RY	CLASS	SUBCLASS	Yes Yes	No		
sei_	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,"  IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.										
	Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages 421-424.										
	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.										
ser-	Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70.  Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.										
EXAMINER	Device Letters, Vi		<del></del>		CONSIDERE	D	0/06				

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).